FIFO-based Event Channel ABI

David Vrabel <david.vrabel@citrix.com>

Draft B

Contents

1	Intr	roduction	2
	1.1	Revision History	2
	1.2	Purpose	3
	1.3	System Overview	3
	1.4	Design Map	3
	1.5	References	3
2	Des	sign Considerations	4
	2.1	Assumptions	4
	2.2	Constraints	4
	2.3	Risks and Volatile Areas	4
3	Arc	hitecture	4
	3.1	Overview	4
4	Hig	h Level Design	5
	4.1	Shared Event Data Structure	5
		4.1.1 Event Array	5
		4.1.2 Control Block	5
	4.2	Event State Machine	6
	4.3	Event Queues	7
	4.4	Hypercalls	7

		4.4.1	EVTCHNOP_init_control	8
		4.4.2	EVTCHNOP_expand_array	9
		4.4.3	<pre>EVTCHNOP_set_priority</pre>	9
		4.4.4	EVTCHNOP_set_limit	10
	4.5	Memo	ory Usage	11
		4.5.1	Event Arrays	11
		4.5.2	Control Block	12
5	Low	Level	l Design	12
			0	10
	0.1	Raisin	ng an Event	12
	5.2	Consu	uming Events	13
	5.3	Upcall	1	13
	5.3 5.4	-	Ing Events	

1 Introduction

1.1 Revision History

Version	Date	Changes
Draft A	4 Feb 2013	Initial draft.
Draft B	$15~{\rm Feb}~2013$	Clarified that the event array is per-domain.
		Control block is no longer part of the
		vcpu_info but does reside in the same page.
		Hypercall changes: structures are now
		32/64-bit clean, added notes on handling
		failures, expand_array has its vcpu field
		removed, use expand_array to add first page.
		Added an upcall section.
		Added a READY field to the control block to
		make finding the highest priority non-empty
		event queue more efficient.
		Note that memory barriers will be required
		but leave the details to a future draft.

1.2 Purpose

Xen uses event channels to signal events (interrupts) to (fully or partially) paravirtualized guests. The current event channel ABI provided by Xen only supports up-to 1024 (for 32-bit guests) or 4096 (for 64-bit guests) event channels. This is limiting scalability as support for more VMs, VCPUs and devices is required.

Events also cannot be serviced fairly as information on the ordering of events is lost. This can result in events from some VMs experiencing (potentially significantly) longer than average latency.

The existing ABI does not easily allow events to have different priorities. Current Linux kernels prioritize the timer event by special casing this but this is not generalizable to more events. Event priorities may be useful for prioritizing MMIO emulation requests over bulk data traffic (such as network or disk).

This design replaces the existing event channel ABI with one that:

- is scalable to more than 100,000 event channels, with scope for increasing this further with minimal ABI changes.
- allows events to be serviced fairly.
- allows guests to use up-to 16 different event priorities.
- has an ABI that is the same regardless of the natural word size.

1.3 System Overview

[FIXME: diagram showing Xen and guest and shared memory block for events?]

1.4 Design Map

A new event channel ABI requires changes to Xen and the guest kernels.

1.5 References

[FIXME: link to alternate proposal?]

2 Design Considerations

2.1 Assumptions

• Atomic read-modify-write of 32-bit words is possible on all supported platforms. This can be with a linked-load / store-conditional (e.g., ARMv8's ldrx/strx) or a compare-and-swap (e.g., x86's cmpxchg).

2.2 Constraints

• The existing ABI must continue to be useable. Compatibilty with existing guests is mandatory.

2.3 Risks and Volatile Areas

- Should the 3-level proposal be merged into Xen then this design does not offer enough improvements to warrant the cost of maintaining three different event channel ABIs in Xen and guest kernels.
- The performance of some operations may be decreased. Specifically, retriggering an event now always requires a hypercall.

3 Architecture

3.1 Overview

The event channel ABI uses a data structure that is shared between Xen and the guest. Access to the structure is done with lock-less operations (except for some less common operations where the guest must use a hypercall). The guest is responsible for allocating this structure and registering it with Xen during VCPU bring-up.

Events are reported to a guest's VCPU using a FIFO *event queue*. There is a queue for each priority level and each VCPU.

Each event has a *pending* and a *masked* bit. The pending bit indicates the event has been raised. The masked bit is used by the guest to prevent delivery of that specific event.

4 High Level Design

4.1 Shared Event Data Structure

The shared event data structure has a per-domain *event array*, and a per-VCPU *control block*.

- event array: A logical array of event words (one per event channel) which contains the pending and mask bits and the link index for next event in the queue. The event array is shared between all of the guest's VCPUs.
- control block: This contains the meta data for the event queues: the ready bits and the head index and tail index for each priority level. Each VCPU has its own control block and this is contained in the same page as the existing struct vcpu_info.

4.1.1 Event Array




Figure 1: Event Array Word

The pages within the event array need not be physically nor virtually contiguous, but the guest or Xen may make the virtually contiguous for ease of implementation. e.g., by using vmap() in Xen or vmalloc() in Linux. Pages are added by the guest as required to accommodate the event with the highest port number.

Only 17 bits are currently defined for the LINK field, allowing 2^{17} (131,072) events. This limit can be trivially increased without any other changes to the ABI. Bits [28:17] are reserved for future expansion or for other uses.

Instead of the L bit, a magic value for the LINK field could be used to indicate whether an event is in a queue. However, using the L bit has two advantages: a) the guest may clear it with a single bit clear operation; and b) it does not require changing a magic value if the size of the LINK field changes.

4.1.2 Control Block

The READY field contains a bit for each priority's queue. A set bit indicates that there are events pending on that queue. A queue's ready bit is set by Xen



Figure 2: Control Block

when an event is placed on an empty queue and cleared by the guest when it empties the queue.

There are N HEAD and TAIL indexes, one for each priority.

The HEAD index is the first event in the queue or zero if the queue is empty. HEAD is set by the guest as it consumes events and only set by Xen when adding an event to an empty queue.

The TAIL index is the last event in the queue. It is undefined if the queue is empty. TAIL is only set by Xen.

4.2 Event State Machine

Event channels are bound to a port in the domain using the existing ABI.

A bound event may be in one of three main states.

State	Abbrev.	PML Bits	Meaning
BOUND	В	000	The event is bound but not pending.
PENDING	P	100	The event has been raised and not yet acknowledged.
LINKED	L	101	The event is on an event queue.

Additionally, events may be UNMASKED or MASKED (M).

The state of an event is tracked using 3 bits within the event word: the P (pending), M (masked), and L (linked) bits. Only state transitions that change a single bit are valid.




Figure 3: Event State Machine

4.3 Event Queues

The event queues use a singly-linked list of event array words (see figure 1 and 4). Each VCPU has an event queues for each priority.

Each event queue has a head and tail index stored in the control block. The head index is the index of the first element in the queue. The tail index is the last element in the queue. Every element within the queue has the L bit set.

The LINK field in the event word indexes the next event in the queue. LINK is zero for the last word in the queue.

The queue is empty when the head index is zero (zero is not a valid event channel).

4.4 Hypercalls

Four new EVTCHNOP hypercall sub-operations are added:




Figure 4: Empty and Non-empty Event Queues

- EVTCHNOP_init_control
- EVTCHNOP_expand_array
- EVTCHNOP_set_priority
- EVTCHNOP_set_limit

4.4.1 EVTCHNOP_init_control

This call initializes a single VCPU's control block.

A guest should call this during initial VCPU bring up. The guest must have already successfully registered a vcpu_info structure and the control block must be in the same page.

If this call fails on the boot VCPU, the guest should continue to use the 2-level event channel ABI for all VCPUs. If this call fails on any non-boot VCPU then the VCPU will be unable to receive events and the guest should offline the VCPU.

Note: This only initializes the control block. At least one page needs to be added to the event arrary with EVTCHNOP_expand_array.

```
struct evtchnop_init_control {
    uint64_t control_pfn;
    uint32_t offset;
    uint32_t vcpu;
};
```

Field	Purpose
control_pf	n [in] The PFN or GMFN of the page containing the control block.
offset	[in] Offset in bytes from the start of the page to the beginning of the control block.
vcpu	[in] The VCPU number.
Error code	Reason
EINVAL	vcpu is invalid or already initialized.
EINVAL	control_pfn is not a valid frame for the domain.
EINVAL	control_pfn is not the same frame as the vcpu_info structure.
EINVAL	offset is not a multiple of 8 or the control block would cross a page boundary.
ENOMEM	Insufficient memory to allocate internal structures.

4.4.2 EVTCHNOP_expand_array

This call expands the event array by appending an additional page.

A guest should call this when a new event channel is required and there is insufficient space in the current event array.

It is not possible to shrink the event array once it has been expanded.

If this call fails, then subsequent attempts to bind event channels may fail with -ENOSPC. If the first page cannot be added then the guest cannot receive any events and it should panic.

```
struct evtchnop_expand_array {
    uint64_t array_pfn;
};
```

Field	Purpose
array_pfn	[in] The PFN or GMFN of a page to be used for the next page
	of the event array.

Error code	Reason
EINVAL	array_pfn is not a valid frame for the domain.
EINVAL	The event array already has the maximum number of pages.
ENOMEM	Insufficient memory to allocate internal structures.

4.4.3 EVTCHNOP_set_priority

This call sets the priority for an event channel. The event channel may be bound or unbound.

The meaning and the use of the priority are up to the guest. Valid priorities are 0 - 15 and the default is 7. 0 is the highest priority.

If the priority is changed on a bound event channel then at most one event may be signalled at the previous priority.

```
struct evtchnop_set_priority {
    uint32_t port;
    uint32_t priority;
};
```

Field	Purpose
port	[in] The event channel.
priority	[in] The priority for the event channel.

Error code	Reason
EINVAL	port is invalid.
EINVAL	priority is outside the range 0 - 15.

4.4.4 EVTCHNOP_set_limit

This privileged call sets the highest port number a domain can bind an event channel to. The default for dom0 is the maximum supported $(2^{17} - 1)$. Other domains default to 1023 (requiring only a single page for their event array).

The limit only affects future attempts to bind event channels. Event channels that are already bound are not affected.

It is recommended that the toolstack only calls this during domain creation before the guest is started.

```
struct evtchnop_set_limit {
    uint32_t domid;
    uint32_t max_port;
};
```

Field	Purpose
domid	[in] The domain ID.
max_port	[in] The highest port number that the domain may bound an event channel to.

Error code	Reason
EINVAL	domid is invalid.
EPERM	The calling domain has insufficient privileges.

4.5 Memory Usage

4.5.1 Event Arrays

Xen needs to map every domains' event array into its address space. The space reserved for these global mappings is limited to 1 GiB on x86–64 (262144 pages) and is shared with other users.

It is non-trivial to calculate the maximum number of VMs that can be supported as this depends on the system configuration (how many driver domains etc.) and VM configuration. We can make some assuptions and derive an approximate limit.

Each page of the event array has space for 1024 events (E_P) so a regular domU will only require a single page. Since event channels have two ends, the upper bound on the total number of pages is $2 \times \text{number of VMs}$.

If the guests are further restricted in the number of event channels (E_V) then this upper bound can be reduced further. By assuming that each event event channel has one end in a domU and the other in dom0 (or a small number of driver domains) then the ends in dom0 will be packed together within the event array.

The number of VMs (V) with a limit of P total event array pages is approximately:

$$V = P \div \left(1 + \frac{E_V}{E_P}\right)$$

Using only half the available pages and limiting guests to only 64 events gives:

$$V = (262144/2) \div (1 + 64/1024)$$

= 123×10^3 VMs

Alternatively, we can consider a system with D driver domains, each of which requires E_D events, and a dom0 using the maximum number of pages (128). The number of pages left over, hence the number of guests is:

$$V = P - \left(128 + D \times \frac{E_D}{E_P}\right)$$

With, for example, 16 driver domains each using the maximum number of pages:

$$V = (262144/2) - (128 + 16 \times \frac{2^{17}}{1024})$$
$$= 129 \times 10^3 \text{ VMs}$$

In summary, there is space to map the event arrays for over 100,000 VMs. This is more than the limit imposed by the 16 bit domain ID (\sim 32,000 VMs).

4.5.2 Control Block

With L priority levels and two 32-bit words for the head and tail indexes, the amount of space (S) required for the control block is:

$$S = L \times 2 \times 4 + 8$$
$$= 16 \times 2 \times 4 + 8$$
$$= 136 \text{ bytes}$$

This allows the struct vcpu_info and the control block to comfortably packed into a single page.

5 Low Level Design

In the pseudo code in this section, all memory accesses are atomic, including those to bit-fields within the event word. All memory accesses are considered to be strongly ordered. The required memory barriers for real processors will be considered in a future draft.

The following variables are used for parts of the shared data structures. Lowercase variables are local.

Variable	Purpose
E	Event array.
\mathbf{C}	Per-VCPU control block.
\mathbf{H}	Head index for a specific queue.
${ m T}$	Tail index for a specific queue.

5.1 Raising an Event

When Xen raises an event it marks it pending and (if it is not masked) adds it tail of event queue.

```
E[p].pending = 1
if not E[p].linked and not E[p].masked
    E[p].linked = 1
    E[p].link = 0
    if H == 0
        H = p
    else
        E[T].link = p
    T = p
```

Concurrent access by Xen to the event queue must be protected by a per-event queue spin lock.

5.2 Consuming Events

The guest consumes events starting at the head until it reaches the tail. Events in the queue that are not pending or are masked are consumed but not handled.

To consume a single event:

```
p = H
H = E[p].link
if H == 0
    H = E[p].link
E[p].linked = 0
if not E[p].masked
    handle(p)
```

handle() clears E[p].pending and EOIs level-triggered PIRQs.

Note: When the event queue contains a single event, removing the event may race with Xen appending another event because the load of E[p].link and the store of H is not atomic. To avoid this race, the guest must recheck E[p].link if the list appeared empty.

5.3 Upcall

When Xen places an event on an empty queue it sets the queue as ready in the control block. If the ready bit transitions from 0 to 1, a new event is signalled to the guest.

The guest uses the control block's ready field to find the highest priority queue with pending events. The bit in the ready word is cleared when the queue is emptied.

Higher priority events do not need to preempt lower priority event handlers so the guest can handle events by taking one event off the currently ready queue with highest priority.

Note: The clear of the C.ready[q] bit may race with Xen placing another event on the queue. After clearing the bit the queue must be checked again.

Since the upcall is reentrant the guest should ensure that nested upcalls return immediately without processing any events. A per-VCPU nesting count may be used for this.

5.4 Masking Events

Events are masked by setting the masked bit. If the event is pending and linked it does not need to be unlinked.

```
E[p].masked = 1
```

5.5 Unmasking Events

Events are unmasked by the guest by clearing the masked bit. If the event is pending the guest must call the event channel unmask hypercall so Xen can link the event into the correct event queue.

```
E[p].masked = 0
if E[p].pending
    hypercall(EVTCHN_unmask)
```

The expectation here is that unmasking a pending event will be rare, so the performance hit of the hypercall is minimal.

Note: After clearing the mask bit, the event may be raised and thus it may already be linked by the time the hypercall is done. The mask must be cleared before testing the pending bit to avoid racing with the event becoming pending.